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ABSTRACT
As Si CMOS approaches the end of the roadmap, finding a new transistor technology that allows
the extension of Moore's law has become a technical problem of great significance. Among the
various candidates, III-V-based MOSFETs represent a very promising technology. In particular,
low-effective mass materials with high electron velocities, such as InGaAs and InAs are of great
interest.
A concern with this approach is the relatively small inversion-layer capacitance that is associated
with a low-effective mass channel and the limits that this imposes on the gate capacitance that
can be attained from barrier thickness scaling. This can seriously limit the current driving ability
of scaled down devices.
In order to understand the scaling potential of III-V MOSFETs, we have built a physical gate
capacitance model for III-V FETs that incorporates quantum capacitance and centroid
capacitance in the channel. We verified its validity with simulations (Nextnano) and
experimental measurements on High Electron Mobility Transistors (HEMTs) with InAs and
InGaAs channels down to 30 nm in gate length. Our model confirms that in the operational range
of these devices, the quantum capacitance significantly lowers the overall gate capacitance. In
addition, our experiments suggest a large increase of the in-plane effective mass in very thin
channel designs as a result of non-parabolicity, quantum confinement and biaxial compressive
strain. This should help to achieve a relatively high electron concentration in future 10 nm high-k
dielectric Ill-V MOSFETs. Our study provides a number of suggestions for capacitance scaling
in future Ill-V MOSFETs.
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Chapter 1. Introduction
1.1. Introduction to III-V CMOS
CMOS has been the mainstream logic technology for several decades using silicon as main
channel material and silicon dioxide as gate dielectric material. Scaling Si CMOS following
Moore's Law has continuously improved performance, density, and power consumption.
However, as Si CMOS scaling approaches fundamental physical limits especially beyond the 22
nm technology node, finding a new material technology that allows the extension of Moore's law
has become a significant technical problem [I].
Among the various candidates, III-V based MOSFETs represent a very promising technology for
future high-speed and low-power digital logic applications [2]. This bright hope comes from the
much better electron transport properties of III-V materials with respect to Si which results from
higher electron velocity. This directly contributes to high on-state current and transconductance
[3]. Therefore, to obtain higher electron velocity in future scaled down devices, III-V FETs have
been getting more emphasis nowadays. Mobility is a good exponent of the excellent transport
characteristics of III-Vs since electron velocity is mostly correlated to the mobility property.
Figure 1-1 shows different electron mobility in various 111-V materials FETs as a function of
electron density. It is apparent that most of III-V FETs have about a hundred times larger
electron mobility than conventional Si MOSFETs.
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Figure 1-1. Electron mobility versus sheet electron density in different
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n-channel material FETs. [Fig.
Even though III-V's have this attractive advantage, there are still lots of technical difficulties to
overcome before III-V MOSFETs can replace scaled Si MOSFETs as a mainstream logic
technology. One big challenge is to identify a suitable high-k gate dielectric material that makes
low interface-state density (Dit) near the conduction band edge [4] at the interface in
semiconductor channel layer. It has another critical meaning because it can guarantee better gate
control with reduced vertical gate leakage which is essential for enhancement mode devices [5].
Integration of the III-V materials onto the Si substrate should be also achieved [6]. Since HI-V
substrates are difficult to grow in large area and are easily broken, integration technology into the
Si substrate are necessary for being processed in current matured Si manufacturing infrastructure.
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In the long run, regardless of these problems or even advantages of the III-V substrate, we do
really want to use Si as substrate so that a future III-V CMOS technology is very much silicon
compatible.
On the assumption that these technical issues are solved, we can predict a schematic for a future
III-V MOSFET device structure as shown in Figure 1-2. It features a III-V quantum well (QW)
channel layer and a thin high-k gate dielectric layer directly on top of the QW channel. This QW
channel extends below the source and drain regions. Source and drain regions are self-aligned
and highly doped n+ so that an ohmic contact with very low contact resistance is realized. A 8
doping layer is located under the QW channel and inside the wide band gap buffer layer. It is
designed to provide sufficient carriers into the QW channel region. Buffer layers are grown on
the Si substrate. Small gap between gate and source/drain is spaced for reducing parasitic
capacitance. The undoped III-V QW channel layer enables carriers to have a higher velocity due
to the reduced scattering and high mobility of the III-V material. High-k dielectric layer can be
relatively thicker because it provides same gate capacitance as a thinner low-k dielectric layer
like Si0 2 [7]. This advantage helps scaling to be continued and the extension of Moore's law.
Il-VI Quantum Wel Channel
Figure 1-2. Sketch of a future III-V MOSFET structure. It shows key features of high-k gate dielectric
layer and III-V quantum well channel layer on a Si substrate.
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However, there is a key concern about this approach. High carrier velocity comes from the
relatively low effective mass of the channel material but this also makes for a small density of
states (DOS) in the channel layer [8]. This small DOS will directly result in a low sheet carrier
concentration at a certain gate overdrive. This will require a larger gate voltage to generate
enough sheet charge and drain current for appropriate device operation. It is a matter of some
controversy whether, as a result of this issue, III-V MOSFETs at the 10 nm gate node will be
able to drive enough current at low supply voltage. This thesis is about carrying out experimental
and theoretical research involving state-of-the-art high-performance IL-V FETs to sort out this
issue.
1.2. Motivation - Gate capacitance in Ill-V MOSFET
Ill-V MOS (a) V (b) eent
VG
C,__ Cins Ec
c - C - EF
Ill-V Channel inv _ CQ
cent Metal Ill-V Channel
+ Insulator
Figure 1-3. (a) Equivalent gate capacitance circuit diagram of III-V MOS gate structure and (b) sketch of
conduction band diagram in strong inversion.
The impact of the low DOS on the sheet carrier concentration that can be attained in III-V MOS
structures can be easily comprehended by a gate capacitance analysis. Figure 1-3 shows a sketch
of Ill-V MOS gate structure and an equivalent gate capacitance circuit diagram. A sketch of the
conduction band diagram for a bias point in strong inversion is also shown. The total gate
capacitance of the IlI-V MOS can be expressed as a series of the insulator capacitance (Cias) and
the inversion-layer capacitance (Cinv) [9]. On the assumption that only the first electron subband
in the channel is occupied, the inversion-layer capacitance can be represented as a series of the
quantum capacitance (CQ) and the centroid capacitance (Ccent) [10, 11]. This circuit diagram
suggests that the total gate capacitance (C(;) is determined by the smallest gate capacitance
component among the three of Cias, CQ, and Cet.
Conceptually, the quantum capacitance physically originates in the Fermi-level (Et) penetration
into the conduction band as shown in Figure 1-3 (b). CQ is proportional to the DOS of the
channel material [12]. The centroid capacitance is related to the finite average distance of the
electron channel from the insulator/channel interface [13]. The insulator capacitance is inversely
proportional to the insulator thickness.
Ideally, the inversion-layer capacitance is much larger than the insulator capacitance in the
strong inversion condition and the total gate capacitance approaches the insulator capacitance. In
this situation, insulator thickness scaling increases the gate capacitance as needed for harmonious
MOSFET scaling [9]. However, this ideal gate capacitance scaling does not hold for deeply
scaled devices. As insulator thickness approaches the few nanometer range, the insulator
capacitance becomes comparable to the inversion-layer capacitance, which means that the
quantum capacitance and the centroid capacitance start to impact the gate capacitance [10].
This problem is especially severe in Ill-V MOSFET as a results of their relatively small effective
mass which reduces the quantum capacitance significantly [8]. For example, the density of states
electron effective mass of Si is 1.08 mo (where me, is the electron rest mass). On the other hand,
for GaAs, the value is 0.067 m,, and for InAs, 0.026 in. The low DOS that these small effective
masses imply can potentially become a big bottleneck to attaining enough sheet carrier
concentration in a future 10 nm gate node III-V CMOS technology.
1.3. Gate capacitance in III-V HEMTs
Today, it is not possible to carry out a fundamental study of gate capacitance in Ill-V MOSFEFs
since these devices still suffer from a number of non-idealities [2] and are under development.
Instead, we study the issues outlined in this chapter by taking advantage of the great progress
that has taken place recently in scaling InGaAs High Electron Mobility Transistors (HEMTs) to
very small dimensions. InGaAs HEMTs have been under development for some time for low-
noise and high gain ICs for operation in communication and radar systems at more than hundred
GHz. Recently, scaled down InGaAs HEMTs have also shown great logic performance. These
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devices constitute an excellent test bed to explore fundamental issues in a future RI-V CMOS
technology [14, 15].
A simple sketch of an InGaAs HEMT structure is shown in Figure 1-4. This device features a
very thin InAlAs barrier layer (sEr 12) and an InGaAs quantum well channel layer which can
have a relatively high InAs mole fraction. The InAlAs barrier typically includes a 8 doping layer
that sets the required sheet electron concentration in the channel. The gate has commonly a T
shape and the gate length (LG) is defined by the length of the gate stem. The InAlAs barrier
thickness (ti.s) is controlled by a three-step recess process [15] and the width of the InGaAs QW
channel defines channel thickness (tch). Our group at MIT has been making these devices with
various heterostructures down to 30 nm in LG [14]. These devices have shown a world record fT
[16] and superior logic application performance in terms of subthreshold slope, DIBL, gm, etc
[14, 15, 17].
In this thesis, we aim to develop a detailed understanding of the gate capacitance components of
InAlAs/InGaAs HEMTs by experimentally and theoretically studying the gate capacitance of
various device structures with different values of barrier thickness (tins) and channel thickness
(teh). A detailed understanding of the quantum capacitance and centroid capacitance in HEMTs
will allow us to project their role in future 10 nm gate length III-V MOSFETs.
Source Drain
Barrier Si 6 doping
Channel nGaAs t
Buffer tins= Barrier thickness
tch = Channel thickness
Figure 1-4. A sketch of an InGaAs High Electron Mobility Transistor.
1.4. Thesis Outline
In this research, we have built a physical gate capacitance model for Ill-V FETs that incorporates
quantum capacitance and centroid capacitance in the channel. We verified its validity with
simulations (Nextnano) and experimental measurements on HEMTs with InAs and InGaAs
channels down to 30 nm in gate length. Our model confirms that in the operational range of these
devices, the quantum capacitance significantly lowers the overall gate capacitance. In addition,
the channel centroid capacitance is also found to have a significant impact on gate capacitance.
From this work, we attempt to provide a number of suggestions for capacitance scaling in future
Ill-V FETs and estimate sheet carrier concentration of future 10 nm node III-V FETs.
This thesis will be organized in the following way. Chapter 2 will start with introduction of a
gate capacitance model for III-V FETs. The inversion-layer capacitance will be defined and
modeled as a parallel combination of the inversion-layer capacitance associated with each
occupied electron subband. These in turn are modeled as a series of quantum capacitance and
centroid capacitance. Next, the physical origin of both capacitances will be described. We then
verify our model using a 1-D Poisson-Schrodinger Solver (Nextnano) simulation tool. For this,
we use three model heterostructures with different barrier and channel layer thicknesses.
In Chapter 3, the experimental InGaAs HEMT devices studied in this work will be described.
Three types of device structures are considered. For each type, devices with different gate
lengths were fabricated. This chapter describes the gate capacitance extraction method from S-
parameter measurements and the determination of the intrinsic gate capacitance.
In Chapter 4. the experimental measurements of intrinsic gate capacitance will be compared with
predictions from the physical model described in Ch. 2. From the comparison, a clear
understanding emerges of the relative contributions of each gate capacitance component to the
overall gate capacitance.
Chapter 5 discusses possible origins for the discrepancy between the measured and model gate
capacitance observed in one of our devices. This chapter suggests that the in-plane effective
mass in a thin channel layer can be increased by the combination of non-parabolicity,
quantization and strain effects. It also shows that this increase of in-plane effective mass can play
an important role in increasing the quantum capacitance and boosting the overall gate
capacitance and sheet carrier concentration in the channel. We show that this effect will become
very significant in future scaled down devices by projecting the gate capacitance and sheet
carrier concentration of future 10 nm III-V MOSFETs.
Finally, in Chapter 6, we summarized all of conclusions from this gate capacitance analysis work
and provide some suggestions for future studies.
Chapter 2. Theoretical Gate Capacitance Model
2.1. Introduction
In this chapter, we build a gate capacitance model for III-V FETs which includes DOS effects in
the quantum capacitance. We verify our model by using a one-dimensional (lD) Poisson-
Schrodinger Solver (Nextnano) simulator.
2.2. Gate capacitance model for Ill-V FETs
2.2.1. Inversion-layer capacitance model
The gate capacitance of a III-V FET in strong inversion can be modeled as the series
combination of the insulator capacitance (Cias) and the inversion-layer capacitance (Cinv) (Figure
2-1) [9]. This model assumes that there is no doping level underneath the channel such as Fully
Depleted Silicon-On-Insulator (FDSOI) [18]. This one consists, in turn, of a parallel combination
of the contributions of each occupied electron subband in the channel. In Figure 2-1, Cipvi and
Cinv2 indicate the I1 subband and 2"1 subband inversion-layer capacitances, respectively.
For each subband i, the inversion-layer capacitance (Cinv_) consists of the quantum capacitance
(CQi) and the centroid capacitance (Ccent-i) which are connected in series (Figure 2-1). This can
be obtained from the definition of inversion-layer capacitance:
C I in
cC C C
s 
cent ce
1st Subband 2ndSubband st Subband 2ndSubband
Figure 2-1. Equivalent circuit diagram of gate capacitance in a Ill-V FET
C.n = af (-s) __ (-QS )
"" s a(EF-Ec) (1)
where Vs is the surface potential, and Ec is the conduction band edge at the barrier-channel
interface on the channel side.
Qs is the total electron charge in the channel which can be expressed as the sum of all the charge
in each of the subbands. That can be easily computed through:
Mil*q
QE 1 1Qivf E-E dE
i-E d (2)EI I +E x F
kT
where Qi is the electron charge of subband i in the channel, Ei is the energy level of subband i,
and mil* is the in-plane effective mass of the channel material. In this expression, conduction
band degeneracy is set to two to account for spin degeneracy.
For a given subband, using the chain rule, we can in general write:
qa(-Q,) ) g a(-Q,) JI+ ga (-Q,) (3
a(E F-Ec) a(EF-E) a(Ei-_Ec)(3
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Figure 2-2. Conduction band diagram of a Ill-V FET in strong inversion. Physical parameters (Ec, Ei, EF,
Vs, Qs and m*) defined in eq. (1), (2) and (3) are shown.
Physical parameters defined in eq. (1), (2), and (3) are described in Figure 2-2.
We can then define CQi as:
CQ1 qa(-Qi)
a(EF-Ei) (4)
Cqi is the quantum capacitance of subband i and corresponds to the derivative of electron charge
in subband i with respect to the energy difference between EF and Ei.
We also define Ccent i as:
Ceenti
q=(-Qi)
Ceenti is the centroid capacitance of subband i and corresponds to the derivative of electron
charge in subband i with respect to the energy difference between Ei and Ec.
Then, Ci. can be expressed as:
1 _ _1
Cinv=Y ( I+ ) Y
Ci Ceni (6)
We can derive additional formulas for CQ_i and Ceenti:
mi1*q
qa(- f h dE) m 2
CQ1 - K 1+exp( F
C q(-Qi) kT 2
a- (EF-E )a(Ej'-E) E -EF" (7)i) I1+exp( )
kT
q (-Q) a(E-E)
a(E -Edc) a(E -Ec) (8)
The insulator capacitance is simply the permittivity (c) over the barrier thickness (tins):
6is- (9)
ins
If the location of each subband energy level (Ei) and the Fermi level are known with respect to
the conduction band edge, then all capacitance components can be evaluated. Rather than
attempt to analytically solve the quantization problem for realistic FET structures, in this work,
we used a 1 D Poisson-Schrodinger solver (Nextnano) to obtain all of subband energy levels as a
function of Vc.
2.2.2. Quantum capacitance model
The quantum capacitance concept was firstly introduced by S. Luryi [19]. A two-dimensional
electron gas (2DEG) requires energy to be created in a semiconductor quantum well region due
to the finite density of states. Since the density of states is finite in a semiconductor quantum
well, the Fermi-level needs to move up above the conduction band edge as the charge in the
quantum well increases. This movement of Fermi-level requires energy and this conceptually
corresponds to quantum capacitance.
For example, when we induce channel charge in an MOS structure, we actually need to deliver
Q Qs 2
an amount of energy equal to 2C + 2 to the MOS (the centroid capacitance is not2if 2CQ
considered here; all charges are assumed to be located at the same position inside semiconductor
layer). The first term is related to the required energy for the electric field in the oxide layer and
the second term corresponds to the required energy to create 2DEG in the semiconductor layer
which occurs due to the finite DOS of the semiconductor. Normally, Cj1 s is much smaller than
CQ, so the second term is considered negligible but as device scaling approaches a few
nanometer scale, Cins becomes very comparable to or even bigger than CQ, and CQ should be
considered carefully in these scaled down devices.
Quantum capacitance is associated to the properties of the channel material itself and not to its
geometrical structure. Ill-V materials have smaller DOS than Si and this implies a smaller
quantum capacitance and higher required energy to produce a given amount of inversion charge.
Our analytical quantum capacitance model takes into account the effect from Fermi-level
penetration into each subband energy level as well as DOS effect [20]. 2 in the numerator
term of our quantum capacitance model is precisely the 2-dimensional (2D) DOS for one
subband [21]. The important property of the 2D DOS is that it is independent of energy, as
shown in Figure 2-3. Only the in-plane effective mass determines the 2D DOS of each subband.
In a 3D bulk structure, electrons have three degrees of freedom in their movement and the
effective mass can be considered as mx*, my* and m,* which corresponds to the each direction of
movement. However, in 2D quantum well structure, the movement into the quantum well depth
direction is confined and only parallel movement in the quantum well plane is allowed.
Therefore, we can define two different kinds of effective mass: in-plane effective mass (mj1*) and
perpendicular effective mass (m±*). m1* corresponds to the electron transport property in the
quantum well plane and determines 2D DOS. On the other hand, m±* determines the subband
energy levels (Ei). If the quantum well plane is in the direction of the x-y plane, m11* equals to
m: - m*, and mz* is equal to miL* [22].
The denominator in eq. (7) accounts for the movement of Fermi level (EF). In weak inversion
condition (EF < Ei), the denominator part becomes nearly infinite and CQi becomes negligible.
However, in strong inversion condition (EF > Ei), the denominator becomes I and CQi becomes
maq 2
equal to h2 . As EF passes over each subband energy level one by one, each subband quantum
m*q2
capacitance jumps by an amount equal to ,h2 , as shown in Figure 2-4. This is why the
quantum capacitance is sometimes referred to as the average DOS at the Fermi-level.
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Figure 2-3. A sketch of the density of states for electrons in a 2D quantum well.
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Figure 2-4. CQ model characteristics with respect to EF- CQ1 is expressed in a green line, and CQ2 in a pink
line.
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2.2.3. Centroid capacitance model
Charges in a quantum well do not distribute themselves in the form of a sheet with zero thickness
but they typically make a bell-shape distribution. Therefore the physical distance from the metal
gate to each charge is different. Furthermore, due to the confinement in the quantum well, the
center of the charge distribution can be far from the barrier interface in the scale of the barrier
thickness. These effects are relevant in the modeling of the total inversion-layer capacitance.
The common method to include this charge distribution effect into the gate capacitance model is
to determine an average charge distance from the interface between the barrier and the channel.
However, this requires that we model the charge distribution correctly. There are several papers
that attempt to do this [6-9] but their methods are quite complicated. Instead of using this
approach, we directly derived the capacitance term from the inversion-layer capacitance
definition as described in section 2.2.1. This expression does not contain any assumption and is
mathematically correct. Thus if we can solve 1-D Poisson-Schrodinger equation precisely and
calculate correct Ei and Ec values with respect to EF., we can obtain the centroid capacitance
components that correspond to the charge distribution effect.
2.3. Verification of physical model
We have validated our gate capacitance model by simulating several structures using a ID
Poisson and Schrodinger solver and comparing its predictions with those of the model presented
earlier in this chapter. The details are described in this section.
2.3.1. 1-D Poisson-Schrodinger Solver (Nextnano)
Our physical model requires correct values of Ei and Ec with respect to EF.. These physical values
can be calculated from a self-consistent solution of the I -D Poisson and Schrodinger equations,
which respectively, are:
Vr6VV- = P (10)
h2  I
2 mV
+AEc -qV
-'j =Eg (11)
In this equation, (p is the wave-function for electrons, AEc is conduction band edge
discontinuity, and Ei is eigenvalue of (P . Since it is hard to solve these two equations analytically,
we used a I -D Poisson-Schrodinger solver called Nextnano. Nextnano can solve this equation
self-consistently and provide the conduction band profile, subband energy levels, and charge
density together for a variety of heterostructures created using a wide range of III-V materials.
Figure 2-5 shows the conduction band profile and electron density profile of a I D vertical cut
through the gate of a typical HEMT structure studied in this work. The ID simulation structure
consists of gate metal layer, Ino.52Al 0.4gAs barrier, 6 doping layer, (InO. 53Gao.47As + Ino.7Gao.3As +
InO. 53Gao.47As) channel layer and Ino.52Alo.4 gAs buffer layer as described on the top of Figure 2-5.
This heterostructure is a typical HEMT design that our group has fabricated [14, 15]. The
Schottky barrier height is selected at 0.63 eV. We can also apply any voltage to gate with respect
to the channel and in Figure 2-5, 0.3 V is applied. Therefore, we can sweep the voltage of the
gate in this structure and calculate the charge and capacitance at each bias point. At each gate
voltage point, subband energy levels and conduction band edge profiles are collected to generate
our physical model.
Since Nextnano performs a self-consistent 1 -D solution of the Poisson-Schrodinger equations,
we can use it also to predict the overall capacitance and sheet charge in the channel for different
gate voltages. The predictions of Nextnano can therefore be used to validate the physical model
of capacitance presented above.
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Figure 2-5. Conduction band (Ec) and electron density (ns(z)) profile of ID HEMT structure. The
Schottky barrier height is 0.63 eV and the applied voltage at the gate metal layer is 0.3 V in this
simulation.
2.3.2. Model and numerical simulation
We verified our model with Nextnano simulation results in three ID HEMT structures with
different channel and barrier thickness design. Channel material is either 8 nm Ino.7Gao.3As or 5
nm pure InAs. There is a 2+3 nm Ino.53Gao.47As channel cladding layer above and below,
respectively, of the core channel layer. The total channel thickness (tch) is either 13 nm or 10 nm
and the barrier thickness (ti,,) is either 4 nm or 10 nm. More details of these heterostructures will
be given in section 3.2. Here, we first compare the predictions of our model against those of
Nextnano in terms of sheet carrier concentration and gate capacitance.
2.3.2.a. Sheet carrier concentration (Ns) vs gate voltage (VG)
Figure 2-6 shows the sheet carrier concentration of three HEMTs structures in a linear scale and
Figure 2-7 shows in a logarithm scale. The solid lines are numerical simulation results which
directly come from Nextnano and the symbols come from our analytical expression for Ns:
Mi11 *
N = f ah2  dEs J B-B
kT (12)
In all three structures, the channel consists of a core layer and two cladding layers. Since our
model uses a single mii* to calculate Ns in the entire channel layer, an average mii* is calculated
by weighting different mii* of the subchannel layers accounting for the proportion of charge
present in each channel layer. The details of the charge proportion profile are introduced in
section 5.3.
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Figure 2-6. Sheet carrier concentration (Ns) as a function of gate voltage (VG) for three HEMT structures
in a linear scale. Solid lines are Nextnano simulation results and symbols are model results.
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Figure 2-7. Sheet carrier concentration (Ns) as a function of gate voltage (VG) for three HEMT structures
in logarithm scale. Solid lines are numerical simulation results and symbols are model results.
Subthreshold slopes (SS) are close to the ideal one (60 mV/dec) for three HEMTs.
In all of three cases, our analytic expression for Ns shows very good agreement with numerical
simulation results. The Schottky barrier height in the Nextnano simulations has been adjusted to
the experimental threshold voltages shown in Ch. 3. More details are given in Ch. 3.
Subthreshold slopes (SS) of three HEMTs in Figure 2-7 are close to the ideal one (60 mV/dec).
This is because the inversion-layer capacitance (Cinv) is much smaller than the insulator
capacitance (Cias) in weak inversion for all three HEMTs. The detailed capacitance analysis will
be shown in Ch. 4.
2.3.2.b. Gate capacitance (CG) vs gate voltage (VG)
A comparison of the modeled and simulated gate capacitance for the three HEMTs is shown in
Figure 2-8. Solid lines are Nextnano simulations results which come from the gate capacitance
qaN5definition CG GV (Nextnano calculates Ns directly as shown in Figure 2-8). The symbols
are our model results which come from the combination of quantum capacitance, centroid
capacitance, and insulator capacitance model described in section 2.2.1. Our model results agree
very well with numerical calculation results in all three cases.
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Figure 2-8. Gate capacitance (CG) as a function of gate voltage (VG) for three HEMT structures. Solid
lines are numerical simulation results and symbols are model results.
Given the fact that our model uses input from Nextnano to evaluate the gate capacitance and that
Nextnano can do this directly anyway, it might not seem obvious the need for our detailed model.
The main reason to build our physical model is that we wish to decompose the total gate
capacitance into each gate capacitance component. This allows us to obtain physical insight into
the key dependencies of each component and also to compare them with each other. Figure 2-9
shows the total gate capacitance and its capacitance components for the heterostructure with an
Ino.7Ga 0.3As core channel with teh= 13 nm and tins= 4 nm. From this figure, we can understand the
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relative roles of the quantum capacitance and the centroid capacitance in this device. A more
detailed gate capacitance analysis will be described together with experimental measurements in
Chapter 4.
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Figure 2-9. Gate capacitance (CG) and capacitance component model results (insulator capacitance (Cias),
1V subband centroid capacitance (Ccen1), 1t subband quantum capacitance (CQi), 1 t subband inversion-
layer capacitance (Cin,), and 2"d subband inversion-layer capacitance (Cin, 2).
2.3.2.c. Low-pass filter for centroid capacitance (Ccent)
There was a technical issue in obtaining the centroid capacitance in our model results. Our
a(EF-E,)
centroid capacitance model includes a derivative part ( (Ei -Ec) ). When we calculate the
increment of (Ei - Ec) with respect to VG, in weak inversion condition, it sometimes goes very
close to zero. Small calculation noise around zero in the denominator part of the derivative
expression turn out huge spikes in the centroid capacitance which are not physical. These spikes
are observed in all the heterostructure that we have studied. To eliminate this numerical noise,
we have applied a low pass filter to the data, as shown in Figure 2-10. The final value of the total
gate capacitance does not change in a significant way after the process for all structures that we
have studied.
40
30
20
10
-0.2 0 0.2
VG[ [
0.4
Figure 2-10. 1st subband centroid capacitance
after low pass filter (red line).
from original calculation results (blue line) and the ones
2.3.2.d. Inversion-layer capacitance (Cin,) vs sheet carrier
concentration (Ns)
In the weak inversion condition, in most circumstances, only the first subband is partially
occupied by electrons. If we assume that Ceenti is much bigger than CQi, we can find an
interesting relation between Cinv and Ns from our physical model. The derivation of this relation
is shown in detailed below.
In the first subband model, Ns is expressed as
E
L:+-.
U)
c
a>)
..........
-. 4
00 
=th 2
NsJ B r-dE
E 1+exp( F
kT
Carrying out the integral:
0 1JdE = kT
F 1+exp( F )
kT
EB-B
-ln(1+exp( F 1
kT
(14)
For EF; < E1 , we can do a Taylor Series expansion
ln(1+x) = x -
2 3x x
+ -
2 3
for Ix : 1 (15)
This allows us to express Ns as
m rI* kT eX(E ,-EINs = 2exp( F 1 )
S2h kT
Under the same conditions (EF<E 1):
mIq 2
CQ- B-B2
01 E-EF1+exp( F)
kT
m1*q 2
E-F)exp( kT
kT
From the combination of eqs.(16) and (17), we find a direct relation between Ns and CQo.
kT _ kT
Ns=CQl q, = C ,
(13)
(16)
(17)
(18)
kT
log(N.)= log(Cj ") + log( 2) (19)
Therefore, according to equation (19), Cia, becomes proportional to power one of Ns in weak
inversion condition.
We tested this relation in our model and simulation results. Figure 2-11 shows the relation
between Ci., and Ns in a logarithm scale for all three HEMT structures. The slopes in weak
inversion are exactly unity for the three HEMTs and this fact means that CQ1 is the dominant
component of Cia, in the weak inversion regime.
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Figure 2-11. Inversion-layer capacitance (Cimv) versus sheet carrier concentration (Ns) of all of three
HEMTs in a logarithm scale. Solid lines are simulation results and symbols are our model results. All of
slopes of the lines are equal to unity.
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2.4. Summary
In summary, we have built a physical model for the gate capacitance of Ill-V FETs and verified
this with Nextnano simulations for three different HEMTs. In the next chapter, we will obtain
experimental measurements of gate capacitance in three HEMT structures. In Chapter 4, the
measured values will be compared with the calculated values using the model presented in this
chapter.
40
Chapter 3. Experimental Gate Capacitance Measurements in
HEMTs
3.1. Introduction
The impact of quantum capacitance and centroid capacitance on the overall gate capacitance is
only observed in deeply scaled down devices. InGaAs HEMTs provide nearly ideal device
conditions to explore this issue because of the recent great scaling progress that has been made in
these devices [15]. Especially InGaAs HEMTs fabricated at MIT are some of the most
aggressively scaled-down device structures down to 30 nm gate length with various
heterostructure designs as well as world record fT. In this work, we have extracted the gate
capacitance of three different InGaAs HEMTs fabricated in our group. These have different
barrier thickness and channel layer designs. We used S-parameter measurements to extract the
gate capacitance in these devices. We have built a capacitance model for the HEMTs, and for
this, we have obtained the intrinsic gate capacitance by taking measurements in devices with
different gate lengths.
3.2. Device technology and heterostructures
We have investigated the gate capacitance in three HEMT structures with different channel and
barrier designs (Table. 3-1 and Figure. 3-1). These devices are fabricated using InAlAs and
InGaAs layers grown on InP substrates. In essence, we have two channels, one with Ino.7GaO.3As
at the center of a 13 nm thick channel [15] and another one with pure InAs at the center of a 10
nm channel [14]. In both cases, the channel cladding is Ino.53Gao.47As (2 and 3 nm above and
below the channel core, respectively). For the InAs-channel design, we have two Ino.52Ao.48 As
barrier thicknesses, tins, of 4 and 10 nm. For the InGaAs sample, tins is 4 nm. The final InAlAs
barrier thickness is controlled by a three-step recess process [17]. A a-doped layer is inserted in
the barrier layer 3 nm away from the InAlAs/InGaAs interface. The 6 doping concentration is 5 x
1012 cm-2 in all three cases. The device gate length is in the range of 200 to 30 nm. Two different
kinds of gate stacks (Ti/Pt/Au and Pt/Ti/Mo/Au) are used. We have named these three different
heterostructures as Type A, B, and C, as listed in Table 3-1.
Table 3-1. Key parameters of the three different heterostructures studied in this work.
Notation tins(nm) te(nm) Channel Core Reference LG (nm) Gate stack
Type A 10 10 InAs (5 nm) Kim, unpublished 40 - 100 Ti/Pt/Au
Type B 4 10 InAs (5 nm) Kim, [14] 30-200 Pt/Ti/Mo/Au
Type C 4 13 Ino0 7Gao.3As (8 nm) Kim, [15] 40 100 Ti/Pt/Au
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Figure 3-1. Experimental HEMT cross section and layer details of the three heterostructures 
explored in
this work.
Figure 3-2. A TEM image of 30 nm gate length Type B device. [Figs. taken from Kim, [17]]
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Figure 3-2 shows a TEM image of a 30 nm gate length Type B device. This device has a very
thin barrier layer of around 4 nm which is close to the vertical scaling limit of III-V HEMTs, as
well as a rather thin 10 nm quantum well channel design. In our work, the use of a different
channel material design such as InO. 7Ga.As and InAs will also illustrate the impact of the
density of states on the gate capacitance. Therefore, a comparison of the gate capacitance among
these three different scaled-down HEMTs will help us to build models that will allow us to
estimate the gate capacitance characteristics and sheet carrier concentration of future ultra
scaled-down III-V FETs.
3.3. Gate capacitance extraction method
This section presents small signal equivalent circuit model for a III-V FET and the detailed
procedure of extracting C., and Cea in this model from S-parameter measurements. We have built
a capacitance model for the HEMTs which captures the intrinsic and parasitic gate capacitance.
The intrinsic gate capacitance can be separated from the measurements of different gate length
devices.
3.3.1. S-parameter analysis
We have used S-parameter characterization to extract the gate capacitance of the transistors.
Figure 3-3 shows a small signal equivalent circuit model for a FET [23]. This model is also
applicable to our HEMTs. In this model, (Cgs + Cgd) corresponds to the total gate capacitance that
we want to extract. All of the S-parameter measurements have been performed using an Agilent
8517B S-parameter Test Set and an HP 851 OC Network Analyzer.
The gate capacitance of these devices is obtained from a multi-step process. First, we eliminate
the extrinsic circuit elements from the S-parameter measurements through well established de-
embedding procedures. We then transform the de-embedded S-parameters to Z-parameters. Then,
the intrinsic Z-parameters (Z) are calculated by subtracting R., Rs, and Rd following [24]:
- _' Rd Ld
Cpd
Rs im-gm.expi.joAr )v
Figure 3-3. Small signal equivalent circuit model for a FET. This model is applied to our HEMT structure
to extract C. and Cd (Ri is assumed to be zero). [Fig. taken from Dambrine, [23]].
Z =ZI - (R,+Rs)
Z2 =Z,- (R +R%)
(1)
(2)
(3)Z =Z12 -RS
L 21=1 -,1s (4)
R., R,, and Rd are obtained by zero-bias S-parameter measurements [24] and confirmed from
TLM (Transmission-Line Modeling Method). Next, the intrinsic Y-parameters are obtained from
the intrinsic Z parameters, Z, as:
1
Y_ (5)
For the equivalent circuit of Fig. 3-3 (with Ri = 0), the intrinsic Y parameters have the following
expressions:
intrinsic device
Lg Rg
Y = jW(Cg,+Cgd) (6)
Y22  jW(Cds,+Cgd + (7)
Y12 -jwCd (8)
Y = gm - jWCd (9)
According to these equations,
Cg = Cgs +Cad Im(Y )+Im(Y12 )+21m(Y 12 )C,= t C,, -- K (10)2ntf
By following this procedure, the total gate capacitance (Cg) of each HEMT is extracted from S-
parameter measurements.
3.3.2. Intrinsic and parasitic components of gate capacitance
The gate capacitance extracted from S parameters as described in the previous subsection
includes parasitic components. This needs to be separated in order to eventually isolate the
intrinsic gate capacitance per unit area (Cgi) which is what should be compared with our physical
model. In this work, we define two different kinds of parasitic gate capacitance as shown in
Figure 3-4. There is an outer component, Cext outer, associated with the top of the T-gate. There is
also an inner parasitic capacitance, CUexLjne, that is associated with the sidewall of the gate stem.
Unlike Caextouter, this parasitic component depends on V-.
According to this model, the total gate capacitance can be expressed as:
CG (in fF/mm) = Cgl(in fF/ptm2 )x LG + 2 XCgenxinner (VG gextouter (11)
Gate VDS = 10 mV
gext-oute gext-outer
L
C
C i nsulator
Cgext inner channel
Figure 3-4. Intrinsic and parasitic components of gate capacitance in a HEMT. Two different kinds of
parasitic gate capacitance are defined in this model. CgextLouter is associated with the top of the T-gate.
Cgextjinner is associated with the sidewall of the gate stem.
In order to eliminate these two parasitic terms, we measured CG in devices with different gate
lengths (LG) as a function of VG. For very low voltage such as VGS = -0.3 V, Cgi and Cgextiner
becomes nearly zero since both terms depend on VGS. Therefore, 2C.ext_outer can be taken as CG
(VGS = -0.3V). For a given value of VGS, the resulting values Of CG - CG (VGS = -0.3 V) are linear
in LG. Cgi is then obtained from the slope of CG - CG (VGS= -0.3 V) with LG at each value of VGS.
The intersection of these lines corresponds to 2 Cgextinner. This experimental methodology
separates all these components.
3.4. S-parameter measurements results - Type B
We carried out S-parameter measurements for the three HEMTs (Type A, B, and C) with
different LG in the linear regime (VDs= 10 mV). The frequency used for small-signal model
extraction ranges from 1 to 40 GHz. In this section, we illustrate the procedure for intrinsic gate
capacitance extraction for Type B devices.
3.4.1. Capacitance vs. Frequency
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Figure 3-5. Extracted small signal model components (Cgs, Ced and Cg) results with respect to frequency
in Type B device with LG = 200 nm for different values of VGS.
There are four Type B devices with LG = 30 nm, 60 nm, 100 nm and 200 nm. Figure 3-5 shows
Cgs, Cgd and C. as a function of frequency for the 200 nm gate length device at different values of
VGS- Cg (green line) is a summation of Cgs (blue line) and Cg (red line), and remains nearly
constant as a function of frequency. As VGS increases, Cgs and Cgd exhibit some frequency
dependence, but their sum, Cg, is relatively flat. Cg is averaged in this frequency range and used
for the next gate capacitance extraction process.
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3.4.2. Capacitance vs. VGS
Figure 3-6 shows the extracted CG (= Ces + Cgj) as a function of VGS for different LG in Type B
devices. In Figure 3-6, CG remains nearly flat when VGS is below -0.lV. This is because Cgi and
Cext_inner become nearly zero in this low voltage range. Therefore, CG at VGS = -0.3 V for each
LG is taken as 2 Cgext_outer. Then, we subtracted 2Cgextouter from CG for each LG and illustrated
results in Figure 3-7. Now, we need one more step to remove Cgext_inner from these results.
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Figure 3-6. CG (= gs + Cgd) vs. VGs for different LG in Type B
CgextLouter in Figure 3-4.
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Figure 3-7. CG -CG (VGS = -0.3 V) vs. VGS for different LG in Type B devices.
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3.5. Extraction of intrinsic gate capacitance
Figure 3-8 is a redrawn picture of Figure 3-7 by expressing CG -CG (VGS = -0.3 V) as a function
of L(, for different values of VGs. According to the equation (11), the slope of this line at each
bias point corresponds to Cgi and the intersection is 2 Cgextinner. We also obtained C.i by following
an identical procedure in Type A and Type C devices with different LG.
Figure 3-9 shows all of extracted Cgi in Type A, B, and C devices. Cgi rises up in the middle of a
gate voltage range and begins to be saturated at high gate voltages in all three devices. Type B
shows the highest values of Cgi in the comparison with Type A and C. Each one has a different
threshold voltage because of Schottky barrier height variation from different gate metal, barrier
thicknesses and channel composition as described in Table 3-1. In Ch. 4, we will compare these
results with modeling results from our physical model and analyze the relative contributions of
each capacitance component to the overall gate capacitance.
A VGS= 0.2 V
* VGS 0.2 5 V
V V=GS 0.3 V
* VGS= 0.3 5 V
* VGS =0.4 V
VDS = 1OmV
Slope = Cgi
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Figure 3-8. CG -Cc (Vos = -0.3V) as a function of L, at different Vos for Type B devices. The slope of
this line at each bias point corresponds to Cgi. The Y intercept is 2Cgetiner of Figure 3-4.
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Figure 3-9. Intrinsic gate capacitance (Cgj) for Type A, B, and C heterostructures.
3.6. Summary
In this chapter, we describe a methodology to experimentally extract the gate capacitance from
scaled-down InGaAs HEMTs. Devices with different gate lengths built on three different
heterostructures are studied and their intrinsic gate capacitances are extracted. In the next chapter,
these experimental intrinsic gate capacitances will be compared in detail with predictions from
the physical model presented in Ch. 2. This will allow for a discussion on the relative
contribution of the gate capacitance components to the overall capacitance.
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Chapter 4. Comparison of Measurements with Physical
Model
4.1. Introduction
In this chapter, we compare the experimental intrinsic gate capacitance of the HEMTs extracted
in Ch.3 with the predictions of the gate capacitance model derived in Ch.2 for the three different
heterostructures. We show that our model matches the measurements relatively well. From this,
we are able to assess the relative contributions from the various capacitance components to the
overall gate capacitance of the HEMTs.
4.2. Schottky barrier height and effective mass in our model
The experimental intrinsic gate capacitance presents a different threshold voltage for each type
of heterostructure, as shown in Figure 3-9. This partially comes from the different Schottky
barrier heights of gate metal stack, as listed in Table 3-1. Type A and C used a most common
gate metal stack, Ti/Pt/Au, but Type B has a Pt-sinking gate metal stack, Pt/Ti/Mo/Au. In the
Nextnano simulation code, we can control Schottky barrier height between metal and
Ino. 52Al 0.4sAs barrier layer. In this work, we set Schottky barrier heights of 0.55 eV for Type A,
0.83 eV for Type B, and 0.63 eV for Type C which allows us to match the experimental
threshold voltage. The experimental literature reports that Ti has a Schottky barrier of 0.65 eV on
InAlAs layer [25] and that Pt-buried gate has a 0.83 eV on InAlAs layer [26]. Therefore, our
Schottky barrier choices are reasonable.
As explained in Ch.2, our physical model uses one in-plane effective mass (mii*) to calculate CQ,
Cen, and C expressions. Since our experimental HEMTs have a compound channel structure
(InAs or Ino. 7Ga. 3As core channel layer sandwiched with InO. 53Gao.4 7As cladding layers), we
computed an average effective mass for the three layer structure that weighs each region by its
total electron concentration. The averaged effective masses are 0.031 m( (M, = electron mass) for
Type A and B which is about 1.2 x InAs core channel layer mii* and 0.040 me for Type C which
is about 1.05 x InO. 7GaO. 3As core channel mii*. These small increments of m||* from the core
channel material effective mass come from the relatively small electron population in the
cladding layers, as shown in Ch. 5. Using these mii* values, our analytical model fits very well
the Nextnano simulations for all three devices as shown in Figure 2-8. We are therefore in a
position to compare the predictions of our physical model with the experimental results.
4.3. CG in Type A (InAs channel, tch= 10 nm, tins= 10 nm)
Type A structure has 5 nm InAs core channel layer with tch= 10 nm and ti"s = 10 nm. Figure 4-1
shows the extracted experimental C; and our modeled C(G and its components. The total gate
capacitance predicted by the model (red line) is in excellent agreement with the measured values
(blue squares). This gives us confidence over the calculation of the individual components of C(G.
First of all, at tin, = 10 nm, Cin, is 11.2 fF/tm2 . This is substantially bigger than the experimental
gate capacitance, which has a maximum value of 7.0 fF/pm2 or about 63% of Cins. This sizable
gate capacitance degradation mostly results from the finite inversion layer capacitance in this
structure. As shown in Figure 4-1, Ciavi is quite comparable to Cins in the strong inversion
condition. In this structure, since Cin 2 is negligible, the total inversion layer capacitance, Cin,
equals to Cinvi. In Cii , CQi is the dominant component due to the small effective mass of the
InAs channel.
Figure 4-2 shows the evolution of the energy levels of the bottom of the 14 and 2 "d subband with
respect to the Fermi level (E1:). E; only penetrates into the Is' subband energy in the operational
gate voltage range, which suggests that only the I' subband of the quantum well is populated
with electrons. This is why Cinv2 is negligible in Figure 4-1. In this structure, the 10 nm channel
thickness results in an energy difference of about 0.25 eV between the I t and 2 subbands, and
E. cannot rise up this much in the operation range.
4.4. CG in Type B (InAs channel, tch= 10 nm, tins= 4 nm)
The type B structure has a 5 nm InAs core channel layer with a total teh = 10 nm and tins = 4 nm.
The difference from Type A is that tin, is thinned down from 10 nm to 4 nm. Figure 4-3 shows
the extracted experimental C(o and our modeled components for this structure. Our modeled total
C(, is in moderate agreement with the experimental C(,. We will discuss the origin of the
discrepancy that is observed later at the end of this chapter and in the next chapter. At tins = 4 nm,
Cins is 28.1 fF/ptm 2 and becomes much bigger than the experimental gate capacitance. The
maximum measured gate capacitance is 13.2 fF/tm2 which is only 47% of Cins. In this structure,
Cins is more than twice that of the Type A structure. As a result, CQI becomes even more of a
dominant factor in the Type B structure. The channel layer structure and the thickness are the
same to Type A, so CQI and CcenI show similar features.
Figure 4-4 shows the evolution of the Is' and 2nd subband energy levels with respect to EF. As in
Type A, for the voltage range of interest here, E[ only penetrates into the Is subband. Therefore,
Cinv2 is negligible in Figure 4-3. The energy difference between the 14 and 2" subbands is also
about 0.25 eV.
The fact that Cins is substantially bigger than Cin, at tins = 4 nm indicates that barrier thickness
scaling beyond 4 nm will not result in a gate capacitance enhancement anymore in this kind of
heterostructure.
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Figure 4-1. Experimental Cc and modeled CG components of Type A (InAs channel, teh = 13 nm, tins = 4
nm) vs V0 .
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Figure 4-2. Evolution of the l' and 2 d subband energy levels with respect to the Fermi level in the Type
A structure.
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Figure 4-3. Experimental Cc and modeled CG components of Type B (InAs channel, teh = 10 nm, ti. = 4
nm) vs V.
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Figure 4-4. The evolution of the 1V and 2nd subband energy levels with respect
Type B structure. The 2nd subband contribution is negligible.
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4.5. Co in Type C (1n0.7Ga0.3As channel, tch= 13 nm, tin,= 4 nm)
The type C heterostructure has an 8 nm In0.7Ga 0.3As core channel layer with a total teh= 13 nm
and tin = 4 nm. The core channel layer has a 30% GaAs mole fraction which is characterized by
an averaged m* larger than in the InAs channel cases. The channel layer is also thicker than in
the Type A and B heterostructures. Figure 4-5 shows the extracted experimental CG and our
modeled C(, components. Our model matches the measurements quite well. Cins is 28.1 fF/ptm 2
which is bigger than experimental C; with a maximum of 9.8 fF/pm2 or 35% of Cias. The overall
gate capacitance is smaller than in the Type B heterostructure. This results from CeenuI which is
smaller than in the Type A or B structures due to the thicker channel design which makes the
centroid of charge distribution move further away from the InAlAs/InGaAs interface. On the
contrary, an increase of the averaged m*- in the channel layer due to higher m* from InO.7Gao.3As
core layer contributes to an increase in CQI.
Figure 4-6 shows the evolution of the l' and 2 "d subband energy levels with respect to EF as a
function of VG. In this structure, E1. penetrates into the 1" subband and approaches the 2 "d
subband. Therefore, there is some degree of electron population in the 2nd subband which
contributes to the gate capacitance, as noted by the Cinv2 line in Figure 4-5. The reason for this is
that the thicker channel layer and the higher effective mass produces an energy splitting between
the I1 and 2 "d subbands of only 0.12 eV, in comparison with 0.25 eV in the Type A and B
structures.
4.6. Key findings from the comparison of Type A, B and C
The agreement between modeled and experimental capacitance that is demonstrated in this
chapter is reasonable although there are some discrepancies that we will discuss in the next
chapter. In this section, we compare the results obtained from the comparative analysis of
experimental and theoretical gate capacitance in Type A, B and C structures.
-0.2 0 0.2
VG[V]
0.4
Figure 4-5. Experimental C and modeled CG components of Type C (In 0.7GaO. 3As channel, teb = 13 nm,
tins = 4 nm) vs Va.
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Figure 4-6. The evolution of the l' and 2"d subband energy levels with respect to the Fermi level for the
Type C structure. The 2 "d subband is populated in a minor way.
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First of all, in all three cases, the degradation in overall gate capacitance that comes from the
finite inversion-layer capacitance is evident. The measured C( in strong inversion is only
between 35% and 62% of Cias. The finite inversion-layer capacitance mostly results from a
relatively small quantum capacitance. This is particularly the case for the InAs channels where
the effective mass is the smallest.
An additional conclusion is that the I4 subband dominates the overall gate capacitance in the
operational range of a scaled down HEMT. This is particularly the case of the InAs channel
structures (Type A and B) which have significant more channel quantization due to a thinner
channel and a lower effective mass. We only find a small Cie 2 contribution to C(o in the Type C
case which has a relatively thicker channel layer design and a higher effective mass. This
indicates that in future scaled down devices which will be characterized by a very thin channel, it
will not be possible to increase the inversion-layer capacitance by populating higher subbands in
the channel.
A last conclusion is that Ccenu is also highly relevant to determining Co. Comparing Type B and
Type C in Figures 4-3 and 4-5, we see that Cceu is significantly larger in the thin channel device
(Type B) vs. the thicker channel device (Type C). This more than compensates for the lower
quantum capacitance of the InAs channel and ends up with a higher overall value of CG. This
suggests that scaling down the channel thickness is an effective way to enhance gate capacitance.
All of these conclusions represent good guidance to design future scaled down III-V MOSFETs.
4.7. Discrepancy in Type B
The agreement between model and experiments is worst for the Type B structure in Figure 4-3.
There could be some experimental uncertainties such as measurement error in ti,, but, as shown
in the next chapter, the discrepancy cannot come from this alone. Type B is the structure in
which the quantum capacitance is most relevant. This suggests that we analyze in detail the
assumptions that have been made in our calculation of CQ.
In Nextnano simulations, we are limited to the use of spherical bands with a single well defined
effective mass for each material which we have set to be equal to the bulk effective mass. In our
model expression, we used an identical averaged in-plane effective mass (m) at all subband
energy levels (Ei) which matches the Nextnano simulations. However, since the Type B structure
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has a very narrow quantum well channel, the effective mass can be larger than the bulk value and
not constant at different energies. Compressive biaxial channel strain in the InAs channel layer
(as a result of the lattice constant difference between InAs and the InP substrate) [27], channel
quantization [28, 29], and non-parabolicity of the conduction band [30] are all predicted to
increase mil' [31, 32] in the core channel layer. This should result in a large increase in the
density of states [32] and the quantum capacitance limit. In addition, there is also some
contribution of the channel cladding layer to the overall gate capacitance. In next chapter, we
will discuss these issues in more detail and show improved fitting results by using a modified
effective mass model.
4.8. Summary
In this chapter, we have compared experimental measurements of gate capacitance from all three
heterostructures with our theoretical model. We found that the quantum capacitance acts as a
limiting factor in the determination of the overall gate capacitance when the barrier thickness
approaches a few nanometers. In addition, we figured out that the centroid capacitance is also
highly relevant to determine the overall gate capacitance. For the structures that we have studied,
only the 1 " subband is substantially populated with electrons in the operational gate voltage
range. A relatively big discrepancy between measurements and model results is observed in the
Type B structure with a very narrow channel layer and insulator. We suggest that this is evidence
for an increased in-plane effective mass which originates from compressive biaxial strain, non-
parabolicity and strong quantization effects. More detailed studies about these effects will be
given in Ch. 5.
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Chapter 5. Discussion and Projections
5.1. Introduction
In this chapter, we discuss possible origins for the discrepancy between the measured and model
gate capacitance observed in Type B structures. We suggest that the combination of non-
parabolicity, quantization and compressive biaxial strain effects in the thin channel layer
increases the in-plane effective mass. We have modeled this effect by artificially increasing the
in-plane effective mass value for the InAs channel and this mitigated the discrepancy. In this
chapter, we also explore the implications of our study for the gate capacitance and sheet-carrier
concentration of a future 10 nm III-V MOSFET.
5.2. Possible sources of discrepancy in type B structure
The agreement between model and experiments is worst in Type B structures. This discrepancy
may come from experimental uncertainty but there are other possible sources too. CG in Type B
is mostly determined by CQI. In our analytical model, we have used the bulk effective mass for
the InAs channel core to model CQI and Ccent. As explained in Ch. 2, our model uses input from
Nextnano to track the movement of the band structure with respect to the Fermi level as VG
changes. Nexnano correctly uses different effective masses in the channel core and in the
cladding layers but these are also the bulk values. If the real effective masses in these layers,
especially in the 5 nm InAs channel layer, are different from the bulk values, the capacitance
predictions of our model will be affected.
Actually, the combination of biaxial strain that is present in the InAs channel with the strong
quantization and the non-parabolicity of the conduction band in this material are all expected to
increase the effective mass in the InAs channel layer [27, 30, 33]. In fact, estimates of the InAs
effective mass in the InAs channel for Type B structures have been carried out by N. Kharche in
Prof. Klimeck's group at Purdue University using OMENFET, a tool that can account for all
these effects. They estimated an effective mass for InAs in this structure that is as high as 0.050
me (m,, = electron mass), whereas the bulk value is 0.026 m,.
In the next subsections, we discuss the possible origins of discrepancy in the gate capacitance of
the Type B structures. We also present modified model results using an increased effective mass
in the section 5.3.
5.2.1. Experimental uncertainty
There can be measurement error in the geometrical parameters of the devices such as the barrier
thickness (tin), channel thickness (tch) and gate length (L(G). Especially small deviations in the
measurement of tin, result in a relatively large variation in the overall gate capacitance since it
directly affects the insulator capacitance component. tin, is obtained from TEM measurements
with an uncertainty of about ±0.5 nm. This could contribute somehow to resolve the discrepancy,
but as shown in detail in section 5.3, it cannot account for all of it.
5.2.2. Channel quantization
The quantum well channel structure changes the continuous bulk band states of the
semiconductor channel into separate 2D subbands. The quantization energy of each subband is
inversely proportional to the quantum well channel thickness. Confinement from the quantum
well structure allows electrons to move only on the quantum well plane. If this quantization
energy is relatively small compared to the bandgap of the channel, the effective mass of the bulk
material at the conduction band edge can be used to describe the motion of electrons. However,
as the quantum well width becomes narrower, the parabolic dispersion model cannot be used
anymore especially for small band gap materials and the effective mass begins to be strongly
dependent on the quantization energy [28]. In a quantum well structure, we can define two
different kinds of electron effective mass. The in-plane effective mass (mll*) which is relevant for
transport parallel to the layers and defines the density of states [34]. The other effective mass is
the perpendicular effective mass or quantization effective mass (m±*) which determines the
electron quantization energies. As explained in section 2.2.2. in our model, mll* is considered to
be equal to m -m where mx*, my* and mz* are defined in 3D bulk material (quantum well
plane is assumed to be in x-y plane). In particular, III-V materials such as InAs, GaAs, or InP
used in our study have an identical effective mass into the three independent directions in a 3D
bulk structure, so mx* = my* = m,* = m* and m1* in a 2D quantum channel well is simply
considered to be equal to m* in a 3D bulk. However, because of non-parabolicity, in a few
nanometer size quantum well structure, m1* cannot be simply expressed as m -m and
strongly depends on the quantization energy [35].
Figure 5-1 describes this phenomenon very well. It shows mll* of the lowest subband in a lattice
matched InO. 53GaO.47As/InP quantum well as a function of well width and quantization energy
[28]. The solid lines come from their effective mass model calculation and the symbols are
experimental findings. For wide well widths, ml1* nearly equals the bulk effective mass (m* =
0.044 mj of Ino.53GaO.47As but as the well width decreases below 10 nm, mll* begins to sharply
increase and approaches the InP bulk effective mass (m* = 0.080 me). The amount of electron
quantization energy strongly affects the increase of mll* in a narrow quantum well. In a InAs/InP
quantum well structure with a 5 nm well width, the InAs mll* is estimated to be increased by
about a factor of two [36]. This is due to the quantization effect discussed here but also with an
additional contribution from the biaxial compressive strain explained in section 5.2.4.
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Figure 5-1. The in-plane effective mass (m1*) as a function of well width (a) and electron quantization
energy (b) in lnO.53Gao) 47As/InP quantum well structures. Symbols represents reported experimental results
and lines corresponds to calculated results from the model suggested by Wetzel [28]. [Figs. taken from
Wetzel [28]].
5.2.3. Nonparabolicity of the conduction band
mi* in a 2D system is analytically defined like below.
1 1 d 2 E
m * h 2  dk11 2
h2 k1
The electron kinetic energy at the bottom of the subband can be simply modeled as h2m based
2m*
on a spherical and parabolic conduction band model [32]. Then, according to equation (1), min*
in a 2D system becomes identical to the bulk effective mass. However, this assumption becomes
less valid as the well width decreases. As the quantization energy increases by narrowing the
quantum well, the subband levels locate far above the conduction band edge where the
dispersion-relation shows non-parabolic characteristics. Therefore, under strong quantum
confinement, the kinetic energy does not simply depend in a quadratic manner on ki and
nonparabolicity effects should be considered.
Figure 5-2 helps us to comprehend this effect. It shows the nonparabolicity of the E-k diagram in
an AlxGa 1xAs/GaAs quantum well. In a very narrow width quantum well, the curvature from the
E-k diagram (dashed line) at the bottom of the subband shows some deviation from a purely
parabolic curve (dotted line). This nonparabolicity property in the E-k curve is reflected in the
increase of min* [31].
The nonparabolicity is also relevant to the band-filling effect. Higher sheet carrier concentration
is expected to increase mj1* and this increment is substantial [30]. Electrons fill up the E-k curve
from the bottom of energy states and as the charge increases, more electrons must be located at
higher energy states in the band. The curvature in this high energy region is smaller than at the
bottom. Therefore, when a quantum well is filled with a large amount of electrons, m* increases.
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Figure 5-2. A sketch of nonparabolicity in E-k diagram inside a AlxGal-xAs/GaAs quantum well. A
indicates quantization energy shifts. B points out in-plane effective mass (m1*) at the bottom of a subband
energy level which is calculated from the deviated curvature (dashed line) compared with parabolic
curvature (dotted line) at C. [Fig. taken from Ekenberg, [31]].
5.2.4. Biaxial channel strain
In our heterostructures, the channel material has a larger relaxed lattice constant than the InP
substrate. As a result of this, the channel is under biaxial compressive strain [37]. This changes
the crystal structure and the dispersion relation in the channel, which finally changes the
effective mass [27, 38].
Figure 5-3 illustrates the changes of in-plane effective mass (marked as "par.") and perpendicular
effective mass (marked as "perp.") with respect to biaxial strain for InGaAs with different GaAs
mole fractions [27]. Symbols show results from k.p calculation and lines come from a model.
This graph shows dramatic changes in the effective mass in response to applied biaxial strain.
For example, according to this result, InAs channel (x=O) on an InP substrate yields about -0.031
biaxial strain and it brings up both of mjj* and rnw* to more than 0.03m.
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Figure 5-3. InGa1-As in-plane (noted as par.) and perpendicular (noted as perp.) effective mass as a
function of in-plane (biaxial) strain for different In mole fractions (x = 0, 0.47 and I). [Fig. taken from
Kopf [27]].
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5.2.5. Role of channel cladding
In our devices, the channel structure consists of an InAs core layer and two lattice-matched
cladding layers (In053Gao.47As). Since the conduction band discontinuity between the core and
cladding is not very high, electrons are not completely confined to the core channel layer. The
electron wave function can spread into the cladding layers and result in a certain amount of
electrons there. Figure 5-4 shows this phenomenon in the simulation results of a Type B structure.
It shows that for VG - VT= 0.22 V, about 25% of the electrons reside in the cladding layer (VT=
V- at Ns= 5 x 1010 cm 2 ). Since the cladding layer has a heavier effective mass (0.045 m) than
the InAs core layer (0.026 m), an averaged m1* (0.031 me,) was used in our model which is
slightly higher than the value of pure InAs. However, if the population of the core and cladding
layer changes with V(;, then the averaged m* will change with V(, too. Therefore, we need to
estimate the relative charge distribution inside the channel cladding layers for the entire
operational V(G range and we need to verify that using a constant averaged mii* for our model
expression is a reasonable assumption. Furthermore, we also need to verify that most of charge
stays in core channel layer when we change the InAs m* to account for the effects discussed in
this chapter.
5.3. Modified model CG results
We have explored the impact in our estimation of C from the uncertainty in tin and the impact
of quantization, nonparabolicity and biaxial strain by artificially selecting a higher value of m*
for the InAs layer. We have not done the same for the InGaAs cladding layers because we
estimate the electron concentration there to be less than 25% of the total for the entire V(, range.
5.3.1. Channel cladding layer contribution to CG
Nextnano just uses one bulk effective mass for each layer. It reads the effective mass information
from a database.in file which has a list of most Ill-V material properties. However, we can
artificially change the material parameter information in this database.in file. By changing the
mii* value for InAs, we can have a first-order examination of the impact of quantization, non-
parabolicity and strain effects in CG.
Before doing this, we first estimated how many electrons are located in the InAs core-channel
layer for the entire VG range. Figure 5-5 shows this for the Type B for two mii* values for InAs.
Figure 5-5 (a) shows that the electron concentration in the core-layer is fairly constant with VG
and with a value of about 75% when we use the bulk InAs effective mass. As we increase mil*
values of InAs up to 0.050 m0 (Figure 5-5 (b)) the proportion remains constant with VG and it
approaches 80%. This is because the density of states in the core-channel layer increases through
increasing mii*. We also tested different mii* values of InAs material around 0.050 n0 and found
out that the electron concentration in the core-channel layer is always constant and in excess of
75%.
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Figure 5-4. Conduction band (Ec) and electron density (ns(z)) profile of Type B at VG - VT = 0.22 V.
Green shadow area under the ns curve indicates electrons in the cladding layers.
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Therefore, we can conclude that most of charges are located in the core-channel layer and the
proportion is constant regardless of bias. This confirms that the use of a constant averaged min*
for the entire VG range is reasonable. In Nextnano simulation, the increase of InAs mij* up to
0.050 mo also affects the cladding layer effective mass which increases from 0.045 me to 0.058
m. The averaged mii* value becomes 0.052 m. This value is nearly equal to the increased InAs
mi*. Thus, as InAs mii* increases, the electron concentration in the core layer becomes larger due
to the increased DOS in the core layer and cladding layer contributes less. Therefore, we have
explored the impact of changes of the InAs core channel m* on CG by artificially selecting a
higher value of mii* for the InAs layer. The control of effective mass in the cladding layers is not
precisely explored because of their small contribution to CG.
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5.3.2. Reduced discrepancy in Type B
Figure 5-6 shows that the agreement between experiments and the model for the InAs-channel
devices improves when we increase mii* of InAs from bulk value (0.026me) to a value around
0.05 me, with ±0.005mo variation. This seems like a large increase but it is actually expected by
theoretical and experimental studies of these effects [27, 30, 33], and simulation work by N.
.................
0.2 0.4 -6.4
Kharche at Purdue University. The uncertainty in tis is estimated to be about ±0.5 nm which
translates in error bars in the calculated CG of around ±0.6 fF/p m2 at VG = 0.4 V as shown in
Figure 5-6. The change of InAs mjj* produces a larger impact on Type B than Type A structures,
as shown in Figure 5-6. That is because the quantum capacitance is more dominant in Type B
devices.
With the combination of thickness uncertainty and effective mass increase, the discrepancy
between model and measurements is significantly reduced. However, there is still residual
discrepancy in high VG range. We suggests that this may come from band-filling effect [30]. As
VG increases, Ns keeps increasing and raising the m1* value of InAs which ends up with higher
CG results. In fact, looking in detail at Figure 5-6, we see that the discrepancy between the
measurements and the model increases as VG increases, which is consistent with the band-filling
effect. Since Nextnano can only handle a constant effective mass regardless of the applied
voltage, this effect cannot be included in our modified model results.
-- Bulk InAs ml*= 0.026 me
M.... M*= 0.045 mo
8... mi*= 0.05 mo
----- Ml*= 0.055 me
Type A
(InAs, tins = 10 nm
B
:4 nm)
-0.2 0
VG[V]
0.2 0.4
Figure 5-6. Gate capacitance as a function of gate voltage for the InAs-channel heterostructures (Type A
and B). The dotted lines show calculations using heavier values of effective mass in the InAs layer. The
error bars indicate the uncertainty in the calculated Cc that comes from an uncertainty of ±0.5 nm in ti.
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5.4. Projection for 10 nm III-V MOSFET
Our gate capacitance model allows us to estimate CG in future scaled down high-k dielectric III-
V FETs. In future devices, the adoption of a high-k gate dielectric and the use of a very thin
quantized channel with a low-effective mass material will establish the quantum capacitance of
the first subband as the dominant term in CG. Using our model, we can examine the implications
of this.
First of all, we designed a 10 nm III-V MOSFET prototype by maintaining the electrostatic
aspect ratio of current state-of-the-art 30 nm gate length HEMTs [14]. In these, tins is 4 nm and
tch is 10 nm (the aspect ratio of tch to tin, is 2.5). A 10 nm gate length device made out of the same
materials with an identical electrostatic integrity should have tins = 1.3 nm and teh = 3 nm. If a
high-k gate dielectric (F = 25co) is used as barrier material, t11s can then be doubled. Figure 5-7
shows our 10 nm gate length III-V MOSFET prototype design which has 2.6 nm high-k (E =
25c0) dielectric layer with tin, = 2.6 nm and teh = 3 nm. There is a 8 doping layer with 5 x 1012
cm 2 doping concentration under the channel layer. A low m1l* Ill-V material will be used for the
channel layer.
t h 3 nm Low m11 1- channel
Figure 5-7. High-k dielectric 10 nm gate length III-V MOSFET prototype with th= 3 nm and t = 2.6
nm (s = 25s0).
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Figure 5-8. Modeled Cc and capacitance components in 10 nm III-V MOSFET prototype. 0.06 me is used
for m1* in the channel layer.
Next, we estimated how much Cc and Ns we can expect from this 10 nm 111-V MOSFET
structure in Figure 5-7 by using our model. Figure 5-8 shows our modeled CG and capacitance
component results in this prototype device. We used InAs as a channel layer material but
changed m||* to 0.06 me which is technically achievable by a 3 nm thin channel layer design [39].
Even though mii* is much bigger than the bulk InAs m*, Cin, is more than double the value of
CQi and Cent is much larger than Cias. Thus, Ci 1vi and the overall CG are mostly determined by
CQi. Cinv2 is negligible, which means that there is no 2 nd subband charge contribution to CG. This
result indicates that in this deeply scaled down device, CG is mostly controlled by CQ1 and the
mii* value in the channel layer.
Figure 5-9 shows the change of the modeled CG curves in the 10 nm III-V MOSFET prototype
structure for different mii* values in the channel layer. Due to the dominance of CQ1 on CG, the
change of mii* greatly affects the overall CG. This eventually results in a high increase of Ns.
.............................................
Figure 5-10 shows Ns as a function of VG for different channel mii* values. VT is defined as VG
at Ns= 5 x 1010 cm 2 . For VDD = 0.5 V, we set VT as VDD/3 and estimated Ns for a gate overdrive
of V)o-VT = 0.33 V. In this condition, Ns approaches the mid 1012 cm 2 range (For example, Ns
= 4.1 x 1012 cm 2 for mjj* = 0.05 mo and 4.6 x 1012 cm-2 for mj1* = 0.06 mo). Therefore, it is clear
that in future 10 nm gate length III-V MOSFETs, an enhancement of channel effective mass is
essential to attain Ns in the mid 1012 cm 2 range. This seems eminently feasible through non-
parabolicity, the strong quantum confinement expected from a very thin channel and by proper
engineering of in-grown biaxial strain.
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Figure 5-9. Gate capacitance
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of 10 nm III-V MOSFET prototype for different m1,* values in the channel
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Figure 5-10. Sheet carrier concentration (Ns) of 10 nm III-V MOSFET prototype for different m1* values
in the channel layer. V-r is defined as VG at Ns= 5 x 1010 cm2 .
5.5. Summary
We have discussed possible physical origins for the discrepancy observed in the measured and
modeled gate capacitance of Type B structures. We suggest that the combination of non-
parabolicity, quantization and strain effects contribute to an increase in the in-plane effective
mass in a thin quantum well channel. This phenomenon is particularly relevant in deeply scaled
down devices because of the dominance of the quantum capacitance in the overall gate
capacitance. This effect can be used to solve the DOS bottleneck in future 10 nm gate length III-
V MOSFETs by a thin channel layer design and by proper engineering of in-grown biaxial strain
in the channel layer. This in-plane effective mass increase is estimated to be enough to provide
the required sheet carrier concentration around mid 1012 cm-2 range for high performance logic
operation at VD = 0.5 V.
Chapter 6. Conclusions and Suggestions
In this thesis, we have developed a simple quantitative model for the gate capacitance in 111-V
FETs that includes the density of states effect. We analyzed experimental gate capacitance on
scaled down InGaAs and InAs HEMTs with different designs. Our model suggests that quantum
capacitance will dominate in future scaled 11-V MOSFETs. In this chapter, key findings of this
gate capacitance analysis work are briefly summarized and suggestions for future work are
provided.
6.1. Conclusions
In this work, we have built a physical gate capacitance model for Ill-V FETs that incorporates
quantum capacitance and centroid capacitance in the channel. The inversion-layer capacitance is
defined as a parallel combination of the inversion layer capacitance related to each occupied
electron subband. These in turn are modeled as a series of the quantum capacitance and the
centroid capacitance. The quantum capacitance originates in the penetration of the Fermi level
inside the 2D subbands of a quantum well due to the finite density of states. Our model includes
this density of states effect represented by the in-plane effective mass of the channel material.
The centroid capacitance is related to the shape of the charge distribution in the inversion layer.
In low effective mass III-V channels, both capacitance components can be relatively small. Our
model is verified by a 1-D Poisson-Schrodinger Solver (Nextnano) simulation tool. Three model
heterostructures with different barrier and channel thicknesses are tested for this, and our model
shows very well-matched sheet carrier concentration and overall gate capacitance results to the
Nextnano simulations.
The experimental InAs and InGaAs HEMTs studied in this work have three different types of
device structures which include different (4 or 10 nm) barrier thickness and (10 or 13 nm)
channel thickness. We extracted the gate capacitance of these scaled down HEMTs from S-
parameter measurements. For each type, devices with different gate lengths ranging from 200 nm
to 30 nm are fabricated and S-parameters are measured in the frequency range from 1 to 40 GHz.
The intrinsic and parasitic capacitances for our experimental HEMT structures are modeled and
determined from the S-parameter measurements.
We compared these experimental intrinsic gate capacitances with our physical model and
showed very good agreement. Based on this match, the decomposition of the total gate
capacitance into each gate capacitance model component allowed us to obtain physical insight
into the key dependencies of the quantum capacitance and the centroid capacitance in scaled-
down devices.
In all three cases studied, we observed evident degradation of the overall gate capacitance that
comes from the finite inversion-layer capacitance. The measured gate capacitance in strong
inversion is only between 35% and 62% of the insulator capacitance. The finite inversion-layer
capacitance mostly results from a relatively small quantum capacitance. In addition, we also
found that the 1s' subband dominates the overall gate capacitance in the operational range of
scaled down HEMTs. 10 or 13 nm thin and low effective mass channel layers produce strong
channel quantization and allow for a very small 2 " subband contribution to the overall electron
population in the channel.
Another conclusion is that the centroid capacitance is also a highly relevant component in the
overall gate capacitance. A 10 nm channel thickness InAs device is observed to have a
significantly larger centroid capacitance than a 13 nm channel thickness InGaAs device. This
more than compensates for the lower quantum capacitance of the InAs channel and ends up with
a higher overall value of gate capacitance.
The results obtained in this thesis help us to predict that in future scaled down devices with a
very thin channel, an increase of the inversion-layer capacitance will not be possible by
populating higher subbands in the channel but perhaps by increasing the quantum capacitance
and the centroid capacitance of the Is subband.
The discrepancy between the measured and model gate capacitance observed in InAs thin
channel HEMT devices can be considered as evidence of increased in-plane effective mass in the
channel layer. In the Nextnano simulations and in our model, we are limited to the use of
spherical bands with a single well defined in-plane effective mass for each material in the
channel which we have set equal to the bulk effective mass of the core channel. However, the in-
plane effective mass can be greatly increased by band non-parabolicity, strong channel
quantization, and compressive biaxial strain due to the lattice mismatch between channel and
substrate. A modified physical model using a higher value of in-plane effective mass shows
better results.
This suggests a solution to the worrying quantum capacitance limit from the density of states
bottleneck in future Ill-V MOSFETs. The adoption of a high-k dielectric layer and a thinner
channel layer design will make the insulator capacitance and the centroid capacitance much
bigger and establish the quantum capacitance as the dominant component of the overall gate
capacitance. However, the quantum capacitance can be greatly enhanced by proper engineering
of in-grown biaxial strain and the combination of non-parabolicity and quantization effects in the
thin channel layer design. Our model predicts that in future 10 nm III-V MOSFETs a sheet
carrier concentration in the mid 1012 cm 2 range seems eminently feasible at V)j) = 0.5 V.
6.2. Suggestions for future work
We suggest a number of future studies that can continue the gate capacitance research presented
here.
* Experimental and theoretical study of gate capacitance in InAs HEMTs with a thinner
channel layer design below 10 nm. The in-plane effective mass of the InAs channel layer
is expected to increase more under the 5 nm channel thickness.
" Develop a suitable high-k dielectric layer in III-V FETs and perform gate capacitance
analysis. The interface-state density should be carefully considered as an additional
capacitance component.
" Use a simulation tool beyond Nextnano which has an ability to accurately calculate band
non-parabolicity, quantization and biaxial strain effects in III-V compound channel
heterostructures. The band filling effect should be also explored through this simulator. A
proper effective mass model including all these effects needs to be proposed.
" Carry out a study to establish an analytical expression which links the centroid
capacitance expression to the averaged distance of charge distribution in the III-V
quantum well channel structure.
* Investigate other logic parameters such as subthreshold slope and transconductance based
on the gate capacitance model in the linear and saturation regimes with different
temperature conditions.
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